Monday, October 27, 2014

Virtual cores and virtual threaded chips could boost chip performance by 4 times and restore performance per watt scaling

http://ift.tt/hZ0OVi

Soft Machines (startup with $125 million in funding and working with Samsung and AMD) developed new VISC™ (Virtual Instruction Set Computing) Architecture (19 page presentation)



Soft Machines demonstrated a 28nm dual-core version of their virtual core approach at the Linley Processor Conference. The 300-400MHz prototype chip ran 32-bit ARM software at performance levels that suggest its technology could provide a leap over current approaches. It looked impressive and could be the gist of a first product.



The startup aimed for 10x improvements but on average expects to deliver still respectable 4x gains. The good news is its technology could be applied to a broad range of chips, from IoT and mobile SoCs to server processors.



The next big target is a quad-core version running at about 1.5 GHz.



• Extracting ILP has significant complexity

• OoO complexity increases quadratically with machine width

• VISC complexity increases linearly with number of virtual cores

• VISC Performance/Watt utilizes linear scaling








Read more »



Reposted via Next Big Future

No comments:

Post a Comment